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New EMC Design Guidelines for Multilayer Printed Wiring Boards 
T. H. Hubing and T. P. Van Doren 
Department of Electrical Engineering 
University of Missouri-Rolla 
Rolla, MO 65401 
Abstract - New board layout design guidelines arc presented for multilayer printed wiring boards 
with surface mount components. These design guidelines differ in many ways from established 
guidelines that were originally developed for older technology boards. 
Summary - Many of the rules-ofthumb that have helped circuit board designers to meet electro- 
magnetic compatibility (EMC) requirements in the past are no longer effective. Today's densely 
populated multi-layer boards are very different from the one or two layer pin-in-hole boards that 
were the norm ten years ago. VLSI, high-speed logic, programmable components, and surface 
mount technology have significantly changed electromagnetic compatibility problems and priori- 
ties. In many cases, implementing an out-dated EMC design guideline can actually make radiation 
or susceptibility problems much worse. 
This presentation steps through the board layout process while calling attention to good and bad 
EMC design practices. Each section below describes the layout of a particular type of trace in the 
order that they should normally be considered. 
Return (or ground) 
Years ago most crosstalk problems on printed circuit cards were usually due to common 
impedance coupling. Signal currents dumped into the ground suucture by one circuit would raise 
the potential of the ground and this signal would appear in other circuits that shared the same ground 
structm. This resulted in the common practice of using one ground plane for digital circuits, 





I Figure 1: Example of a ground plane layout with short gap 
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On today’s high-speed multi-layer cards, this is no longer a good practice. Radiated electm- 
magnetic interference and radiated susceptibility have become a significant problem. This problem 
is much more difficult to deal with when there are different ground planes for different circuits. A 
better soattgy is to have one consistent low-impedance ground for the entire card. It is still possible 
to place a short narrow gap in the plane to help avoid common impedance crosstalk (see Figure l), 
but this gap must be located away from any 40 connectors. A gap must never come between two 
connectors and care must be taken to ensm that no traces on any other layer cross over the gap. 
PoWer 
Cards that use only one voltage should use a power plane that is identical to the return plane. 
Analog cards that have a matched pair of voltages (e.g. f12 v) should route these voltages on two 
layers using identical planes. Cards with both analog and digital circuits should have two power 
layers. However, rather than assigning one layer to digital power and another to analog, it is much 
better to keep both analog and digital power on the same layer as illustrated in Figure 2. This 
approach helps to ensure that components are placed correctly and that there is no overlap of the 
digital and analog areas. A typical power plane arrangement is illustrated in Figure 3. A/D and D/A 
converters will straddle the gap between power planes. No trace on any other layer should be routed 
over a gap between power planes. 
U 0  tram 
Input and output lines are critical because they are attached to the wires that potentially act as 
the antenna to carry electromagnetic energy on or off the card. It is important that all connectors 
be located toward one side of the card and that all U 0  traces are isolated from noisy or susceptible 
circuits. VO traces should be routed manually prior to routing any other traces to ensure that they 




1 Digital Area 1 Analog Area Number 
I 
low rate or frequency signals 
I 
I RETURN- 
+12 VDC- - RETURN +5VDC I 
6 5 ,  I I high rate or frequency signals I 
-12 VDC - - I I +SVDC 
RETURN RETURN- 
I 
low rate or frequency signals 
I 10 
Figure 2: Example of a board layering definition 
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Circuits requiring two DC voltages must 
straddle the gap between those areas. 
1 
Figure 3: Typical power plane arrangement 
Local traces 
Very short traces (such as those to a decoupling capacitor) can be routed next to ensure that they 
stay on a single layer. Old guidelines pertaining to the size and placement of decoupling capacitors 
must be revised. Newer boards with multiple layers require less decoupling and placement of the 
capacitors is not as critical as it used to be. 
High-speed traces and Traces for Susceptible Circuits 
Critical circuits should be identified and routed manually prior to allowing the autorouter to take 
over. Contrary to popular belief, it is not usually necessary or desirable to turn comers in 45' 
increments or even terminate traces in their characteristic impedance. When routing manually, be 
careful not to make the autorouter's job more dfficult by closing off large sections of a layer. 
Low-Speed Traces 
It is usually best to confine low-speed traces to the outer layers. Routing of low-speed 
non-susceptible traces is less critical, but balanced signal pairs should still be routed together. The 
final layout should be thoroughly checked to ensure that the autorouter did not violate any basic 
EMC design guidelines. 
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